

MONOLITHIC 20W 2GHz TRANSISTOR AND MONOLITHIC 5W 4GHz TRANSISTOR

#5 - AD64624


QUARTERLY REPORT NO. 6 14 September 1978 - 13 December 1978

CONTRACT NO. DAABO7-77-C-0431

# PREPARED FOR:

DEPARTMENT OF THE ARMY
US ARMY COMMUNICATIONS AND
ELECTRONICS MATERIEL READINESS COMMAND
FORT MONMOUTH, NEW JERSEY 07703

TRW Semiconductors
Division of TRW Inc.
14520 Aviation Boulevard
Lawndale, California 90260



APPROVED FOR PUBLIC RELEASE. DISTRIBUITION UNLIMITED.

79 04 27 017

#### Disclaimer

The findings in this report are not to be construed as an official Department of the Army position, unless so designated by other authorized documents.

#### Disposition

Destroy this report when it is no longer needed. Do not return it to the originator.

## Acknowledgement Statement

This project has been accomplished as part of the U. S. Army (Manufacturing the Technology) Program, which has as its objective the timely establishment of manufacturing processes, techniques or equipment to insure the efficient production of current or future defense programs.


SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

REPORT DOCUMENTATION PAGE	READ INSTRUCTIONS BEFORE COMPLETING FORM				
DAABO7-77-C-0431  2. GOVT ACCESSION NO.	3. RECIPIENT'S CATALOG NUMBER				
MONOLITHIC 20W 2GHz TRANSISTOR AND 5W 4GHz TRANSISTOR.	QUARTERLY REPORT, NO. 6  14 Sept 23 13 Dec 278				
George Schreyer	DAABO7-77-C-0431				
9. PERFORMING ORGANIZATION NAME AND ADDRESS TRW Inc., Semiconductor Division 14520 Aviation Blvd. Lawndale, Calif. 90260	10. PROGRAM ELEMENT, PROJECT, TASK AREA & WORK UNIT NUMBERS 2779811				
Department of the Army US Army Communications and Electronics Materiel Readiness Command Fort Monmouth, New Jersey 07703  MONITORING AGENCY NAME & ADDRESS(If different from Controlling Office)	1979 19: NUMBER OF PAGES 17 15: SECURITY CLASS. (of this report)				
DCASMA, Los Angeles 9920 S. La Cienega Blvd. Inglewood, Calif. 90301	Unclassified  15a. Declassification/Downgrading schedule				
Approved for Public Release. Distribution unl					
18. SUPPLEMENTARY NOTES					
19. KEY WORDS (Continue on reverse side if necessary and identify by block number) Pin Epi V-groove Edge Crown Buffered Epi Via					
A lot of L-10 devices was fabricated and provided 8 watts in saturation, only ldB less than the contract goal. A new passivation process was developed to provide an excellent etch mask against hydrazine.					

DD 1 JAN 73 1473 EDITION OF 1 NOV 65 IS OBSOLETE


Unclassified
SECURITY CLASSIFICATION OF THIS PAGE (When Date Entered)

CURITY CLASSIFICATION OF THIS PAGE	(When Date Entered)		



#### TABLE OF CONTENTS

111		PAGE NO.
SECTION I	INTRODUCTION	1
SECTION II	TECHNICAL WORK THIS QUARTER	3
2.0	INTRODUCTION	3
2.1	POST VIA PROCESS	3
2.1.1	Si <sub>3</sub> N <sub>4</sub> PASSIVATION	3
2.1.2	SILOX PROCESS	4
2.2	L-10 DEVICE RESULTS	5
2.2.1	DC TEST RESULTS	5
2.2.2	RESISTANCE TESTS	7
SECTION III	CONCLUSIONS	11
SECTION IV	PROGRAM FOR THE NEXT INTERVAL	13
SECTION V	PUBLICATIONS, REPORTS, AND CONFERENCES	15
SECTION VI	IDENTIFICATION OF PERSONNEL	17
	LIST OF TABLES	
TABLE I.	DC BREAKDOWN VOLTAGES	6
	LIST OF ILLUSTRATIONS	
Figure 1.	L-10 Internal Resistances	8



## SECTION I

## INTRODUCTION

During this period of work, the post via process was implemented to provide a via on the L-10 device.

The L-10 devices produced fell only ldB short of the output power goal. The loss of power was due to excessive collector series resistance.

No text on this page.

#### SECTION II

#### TECHNICAL WORK THIS QUARTER

#### 2.0 INTRODUCTION

The post via process was used to fabricate a wafer of L-10 devices. Plasma deposited  $\mathrm{Si_3N_4}$  was used as the passivant, but it failed to protect the major portion of the wafers processed. An improved Silox passivation scheme has been developed to provide better protection during the via etch process.

## 2.1 POST VIA PROCESS

# 2.1.1 Si Ny Passivation

 ${
m Si}_3{
m N}_4$  films from three different vendors were evaluated on test wafers. The films appeared to cover the metallized wafers in an acceptable manner as deposited. However, several wafers began to show cracking of the films several days after deposition. Virtually every wafer showed failure of the films after the wet chemistry fabrication steps of photoresist removal after contact opening. Plasma stripping of the photoresist was used to reduce the film failure on subsequent wafers.

The failures of these films indicate a very stressed system. The  $\mathrm{Si}_3\mathrm{N}_4$  was found to flake off in large pieces over large metal areas such as bonding pads and feeder bars.

There is no actual chemical bond between the  $\mathrm{Si}_3\mathrm{N}_4$  and gold, the only adhesion mechanism is mechanical, and the stresses in these films are apparently sufficient to overcome the mechanical adhesion.

This is also true of Silox to even a greater extent. However, Silox is known to produce an aluminum-oxygen bond when deposited on aluminum conductors, and, consequently, Silox sticks to aluminum quite well.

#### 2.1.2 Silox Process

It would not be feasible to change the L-10 metal system to aluminum to enhance Silox adhesion; however, we have developed a process to obtain the reliability of a gold metal system with the passivation adhesion of an aluminum system.

This is done by depositing a thin layer aluminum on top of the gold metallization and heat treating the wafers until a stable intermetallic is formed. Bonding pads and feeder bars, where second layer metal or wire bonds are to contact, are protected by a patterned layer of photoresist. The aluminum deposited on those areas is removed by lifting off the photoresist. Aluminum, silicon, and gold do not occur in the same physical locations so that purple plague is not formed.

The Silox is then deposited and has been found to stick

so well it cannot be scratched off. The films survive heat treatment and both dry and wet chemistry. Most important, the Silox film will successfully mask the active device against the 100°C hydrazine used as the via etch.

Several wafers of L-10 devices are in the process of via fabrication using this technique.

## 2.2 L-10 DEVICE RESULTS

A wafer of L-10 devices was fabricated by the post via process using  $\mathrm{Si}_3\mathrm{N}_4$  as a passivant. This was the only wafer of several on which there were areas in which the  $\mathrm{Si}_3\mathrm{N}_4$  did not fail. The overall yield on the wafer was three dice.

Aluminum was used as the ohmic contact metal in the vias. The vias provided an ohmic contact to the substrate.

## 2.2.1 DC Test Results

Data was taken on the dice from the one wafer to characterize breakdown voltage and internal resistances.

The breakdown voltage data is shown in Table I.

TABLE I
dc BREAKDOWN VOLTAGES

s/N	H <sub>fe</sub> 5V 100mA	BV <sub>ceo</sub>	BV CES 10mA	BV CBO 10mA	BV <sub>ebo</sub>
1	25	60	60	60	4.9
2	10	37	52	52	5.1
3	18	40	54	54	4.9

## 2.2.2. Resistance Tests

The L-10 device has three resistive structures which are external to the active transistor. These are the via resistance, the top contact collector resistance and the emitter ballast resistance. These three resistors are shown in Figure 1.

The emitter ballast resistance was found to be very close to the design target, but the via resistance and collector resistance were found to be much higher than desired.

The vias on this lot used aluminum as the ohmic contact metal. Ohmic contacts were formed to the P+ substrate; however, the via resistance was found to be  $0.35\Omega$  per via, at least six times the desired value. This was caused by two factors, excessive substrate resistivity and excessive substrate thickness.

The desired substrate resistivity is  $0.005\Omega$ -cm; however, the epi vendor insisted on using higher resistivity substrates,  $0.014\Omega$ -cm, to control autodoping during the growth of the intrinsic layer. The substrates were also thicker than desired because the back lap process was prematurely terminated to prevent damage to the vias. The vias on this particular wafer had flat bottoms due to poor alignment of the via patterns to the crystalographic planes, which resulted in severe undercutting of the via mask during via etch. The etch was terminated when the vias were 3.4 mils deep, leaving the flat bottoms in the vias. Previous experience with flat bottom vias indicated that the flat bottoms of




Figure 1. L-10 Internal Resistances

such vias would break through during back lapping if the wafer was lapped to less than 1 mil from the via bottom. This wafer was lapped to within 1.1 mil of the via bottom. Normal vias which are etched to completion can be lapped to within 0.2 mil from the via bottom before damage will occur.

The extra silicon, and the higher resistivity of the silicon under the via, can account for a factor of six increase in via resistance.

The collector series resistance is higher than desired on this lot due mostly to high resistivity and thickness of the N epi layer. The high resistivity N- layer manifested itself in two ways. First, the devices produced optimum power output at much too high an operating voltage. The intended operating voltage for these devices is 28V; however, this wafer performed best at a voltage of 40V. Also, the junction capacitance is lower than expected, also indicating high resistivity.

Measurements of the resistivity of <100> silicon on the SRP (spreading resistance probe) have proven to be inaccurate due to the lack of adequate resistivity standards for <100> silicon.

The result of the high N resistivity was reduced saturated power. The output power of the devices was 8.1W CW at 2GHz, an improvement over the last lot, but still about 1dB below specification. Power gain was 4.6dB at a collector efficiency of 25.3%. At 1GHz the RF performance was greatly improved. A

maximum of 17.5W CW was obtained with 9.7dB gain and 46.5% efficiency. The 1GHz performance is favorably comparable with that of other typical 2GHz designs.

## SECTION III.

## CONCLUSIONS

The L-10 devices produced to date nearly meet the required performance specifications. The yield has been low due to process difficulties which have been solved. More L-10 devices are nearly complete and will yield much better and should perform better, also.

No text on this page.

#### SECTION IV.

#### PROGRAM FOR THE NEXT INTERVAL

The passivation problem on the L-10 devices absorbed about four months engineering effort and has yet to be fully proven on active L-10 devices. L-10 devices using the Silox passivation will be fabricated during the next quarter. The excessive collector resistance will probably exist on future wafers from the same epitaxial runs as the wafers already processed.

The in-house epitaxial reactor is on-line and is being certified for the production of epitaxial material of better quality than has been obtained from outside vendors. Initial tests indicate that the intrinsic material grown in our system exceeds  $800\Omega$ -cm, which is at least twice the value required. Also, the correct substrate material will be used and the N buried layer will be the correct resistivity and thickness. The N layer will also be deposited somewhat thinner than the existing material to reduce the collector resistance further.

When these changes in the epitaxy are made, we feel that the performance of the L-10 will exceed the contract specifications and be comparable to state-of-the-art chip-and-wire devices.

No text on this page.

## SECTION V.

# PUBLICATIONS, REPORTS, AND CONFERENCES

There were no publicatons or conferences during this quarter.

Monthly Report Nos. 16, 17, and 18 were submitted during this reporting period.

No text on this page.

## SECTION VI IDENTIFICATION OF PERSONNEL

	Hours
Joseph Courier	177
Alan Harrington	270
Robert Jenkins	270
James Scheppele	124
George Schreyer	93
George Skelly	177
Frank Bartel	89
Harold Bjornson	74
Dorothy May	85
Norman Nissen	73
Eugenia Nunez	70
Lois Reed	83
Stephanie Wesche	85
William Imhauser	175
Ken Kam	72
Chet Winham	79
Antonio Morawski	75
Anne Bayard	74
Arthur Durschlag	73
Carl Bridges	73
Ruth Moore	83
Robert Etchells	67
Kim Tarrant	57
Donald Stauder	41
Andrew Marchette	81
Evelyn Jeffers	83
C. Delgado	70
Richard Allison	25
Leon Jostad	55

## DISTRIBUTION LIST CON'T.

Department of the NAVY, ELEX 05143A Attn: A. H. Young Electronics System Command Washington, DC 20360	1	Electronic Technology Division ATTN: Mr. Robert D. Larson, Chief Advanced Electronics Devices Branch Wright-Patterson Air Force Base Dayton, Ohio 45433	,
Chief Naval Ship Systems Command Department of the Navy Attn: Code 681A2b, Mr. L. Gumina Room 3329 Washington, D. C.	1	NASA Scientific & Tech Information Facility P. O. Box 8757 Baltimore/Washington Int'l Airport National Aeronautics & Space Administration	1
Commander US Naval Air Development Center Attn: Library Johnsville, Warminster, PA 18974 Commander	2	George C. Marshall Space Flight Center Attn: R-QUAL-FP (Mr. Leon C. Hamiter) Huntsville, AL 35812	
Naval Ocean Systems Command Attn: Mr. Richard Gamble San Diego, CA 92152	•	NSSA-Manned Space Craft Center Reliability and Flight Safety Division	1
Commander Air Research & Development	1	Attn: Library Houston, TX	
Command Attn: RDTCT Andrews Air Force Base		Alpha Industries, Inc. 20 Sylvan Road Woburn, MA 01801	1
Washington, D. C.  Commander Rome Air Development Center Griffiss Air Force Base Attn: (EMERR) Mr. L. Gubbins	ĭ	Avantek Attn: Mr. Thielan 3001 Copper Road Santa Clara, CA 95051	1
Rome, N¢ 13440		Amelco Semiconductor P. O. Box 1030	1
Commander Air Force Materials Laboratory Attn: MATE (Ms. E. Torrance) Electronic Branch Wright-Patterson Air Force Base Dayton, Ohio 45433	1	Mountain View, CA 94042  Bell Laboratories Whippany Road Attn: Tech. Reports Center WH5E-227 Shippany, NJ 07981	1
Commander Rome Air Development Center Griffiss Air Force Base Attn: (EMERR) Mr. R. C. Hilow Rome NY 13440	1		

# DISTRIBUTION LIST

Commander	12	Commander	1
Defense Documentation Center		US Army Research Office	
ATTN: DDC-TCA		ATTN: DRXRO-IP	
Cameron Station, Building 5		P. O. Box 12211	
Alexandria, VA 22314		Research TRiangle Park	
Commander	-2	North Carolina 27709	
US Army Marerial Development		Commander	2
and Resainess Command		US Army Electronics Command	
ATTE DROED-RS-PE-E, DRCRE-D		ATTN: DRSEL-RD-PC	
5001 Amenhower Avenue		Fort Monmouth, N. J. 07703	
Alexandria, VA 22333		C	1
Office of Defence Brossel (	,	Commander	7
Office of Defense Research &	1	US Army Missile Command	
Engineering		Redstone Scientific Info. Center	
Communications and Electronics		ATTN: Chief, Document Section	
Room 3D1037		Redstone Arsenal, AL 35809	
Washington, DC 20330		US Army Missile Command	1
Director	1	ATTN: DRSMI-RGP	
US Army Production		(Mr. Victor Ruwe)	
Equipment Agency		Redstone Arsenal, AL 35805	
ATTN: Mr. C. McBurney			
Rock Island Arsenal		Commander	1
Rock Island, IL 61201		Harry Diamond Laboratories	
		ATTN: Mr. Horst Gerlach	
Department of Defense	1	(DRXDO-RAA)	
Deputy for Sciency & Technology		2800 Powder Mill Road	
Ofc Assist Sec Army (R&D)		Adelphia, MD 20783	
Washington, DC 20310		Director	2
Advisory Group on Electron	2	Electronic Components Laboratory	
Devices		ATTN: DRSEL-TL-IC	
201 Varick Street, 9th Floor		Fort Monmouth, NJ 07703	
New York, NY 10014			
		Commander	
Chief, Research & Development	1	Naval Electronics Laboratory	1
ATTN: Director of Developments		Center	
Department of the Army		ATTN: Library	
Washington, DC 20310		San Diego, CA 92152	
Director			
Electronic Components Laboratory	. 1		
ATTN: DRSEL-TL-IJ	•		
THE DIWELL IN TO			

Fort Monmouth, NJ 07703

# DISTRIBUTION LIST CON'T.

1	IBM Components Division Attn: Mr. Al Kran East Fishkill, Rt. 52 Hopewell Junction, NY 12533	1
1	Attn: Mr. S. Cudletz, President KSC Way (Katrina Road)	1
1		1
1	Attn: Mr. J. LaRue 5005 East McDowell Road	1
1		1
1	Microwave Associates Attn: Dr. F. Brand Burlington MA 01803	2
1	Northrop Research and Tech. Center Attn: Library One Research Park Palos Verdes Peninsula, CA 90274	1
	Rockwell International Collins Radio Group Attn: Dr. Cheng Wen MS 406-246 Dallas, TX 75207	1
	Rockwell International Corporation Science Center Thousand Oaks, CA	1
	1 1 1	Components Division Attn: Mr. Al Kran East Fishkill, Rt. 52 Hopewell Junction, NY 12533 KSC Semiconductor Corp. Attn: Mr. S. Cudletz, President KSC Way (Katrina Road) Chelmsford, MA 01824 Arthur D. Little Acorn Park Attn: Dr. H. Rudenberg 15/206 Cambridge, MA02140  1 Motorola Inc. Attn: Mr. J. LaRue 5005 East McDowell Road Phoenix, AZ 85008  1 Dr. Robert H. Rediker Massachusetts Institute of Tech. Building 13-3050 Cambridge, MA 02139  1 Microwave Associates Attn: Dr. F. Brand Burlington, MA 01803  Northrop Research and Tech. Center Attn: Library One Research Park Palos Verdes Peninsula, CA 90274 Rockwell International Collins Radio Group Attn: Dr. Cheng Wen MS 406-246 Dallas, TX 75207 Rockwell International Corporation Science Center

# DISTRIBUTION LIST CON'T.

Raytheon Company Semiconductor Operation Attn: Mr. S. Weinsner 350 Ellis Street Mountain View, CA 94040	1	Texas Instruments P. O. Box 5036, MS 105 Dallas, TX 75222 Attn: Technical Reports Service	1
Raytheon Company Attn: Dr. S. F. Paik 130 Second AVenue Waltham, MA 02154	1	Varian Associates Solid State West Attn: F. E. Rosztoczy 611 Hansen Way Palo Alto, CA 94303	1
RCA Attn: Dr. R. Glichsman Route 202 Sommersville, NJ 08876	1		
Sanders Associates, Inc. Attn: Microwave Department 95 Canal Street Nashua, NH 03060	1		